IPGenius cores

Generator


Address (locations)
Width (bits)
Synchronous read
Language	Verilog

For further information please contact sales@ipgeniuscores.com

Documentation

Twin Port register memory generator

You can select the number of addresses in the memory and the width of the memory.

Twin Port register memory generator

For further information please contact sales@ipgeniuscores.com

History

Revision history

Version v1.00

License

License : TSi_gratis

-----------------------------------------------------------------------------
Copyright (c) 2007 Think Silicon Ltd
Think Silicon Ltd Confidential Proprietary
-----------------------------------------------------------------------------
    All Rights reserved - Unpublished -rights reserved under       
        the Copyright laws of the European Union

This file includes the Confidential information of Think Silicon Ltd
 The receiver of this Confidential Information shall not disclose  
 it to any third party and shall protect its confidentiality by    
 using the same degree of care, but not less then a reasonable     
 degree of care, as the receiver uses to protect receivers own    
 Confidential Information. The entire notice must be reproduced on all
 authorised copies and copies may only be made to the extent permitted
 by a licensing agreement from Think Silicon Ltd.

The software is provided "as is", without warranty of any kind, express or
 implied, including but not limited to the warranties of merchantability, 
 fitness for a particular purpose and noninfringement.  in no event shall the
 daniel veillard be liable for any claim, damages or other liability, whether
 in an action of contract, tort or otherwise, arising from, out of or in 
 connection with the software or the use or other dealings in the software.
                                                                   
                                                                  
                   Think Silicon Ltd
                   http://www.think-silicon.com
                   Patras Science Park                              
                   Rion Achaias 26504                     
                   Greece                              
-----------------------------------------------------------------------------

For further information please contact sales@ipgeniuscores.com

Twin Port Register based RAM

Generator

Documentation

History

License