SoC Bus Modules
BusBuilder for AMBA AHB
BusBuilder for AMBA APB
Register File for AMBA AHB
AMBA AHB DMA Controller
Graphics/Imaging
CMOS Camera I/F
Sensor Interface with Image Preprocessor
VGA LCD Controller
Bayer2RGB
Auto White Balance
Think2D Graphics Accelerator
JPEG 2000
Communications
Direct Digital Synthesizer (DDS)
Ethernet 10/100 (OPB)
Generic Framing Procedure (GFP)
Arithmetic/Finite Fields
Galois Field Multiplier
Floating Point Multiplier
Floating Point AddSub
Floating Point Converters
Cryptography
Security IP (AES,DES,3DES)
Error Detection/Correction
LDPC Coder/Decoder
CRC Generator
8b10b Encoder Decoder
Reed-Solomon (RS) Codec
Viterbi Decoder
Test/Debug
JTAG IEEE1149.1
UART AHB Debug
Memory
Asynchronous FIFO
FF memory (Twin port)
FF memory (Single Port)

Sign in | Register

Ethernet 10/100 (OPB)

Bookmark and Share

Generator

The Ethernet IP core is a IEEE 802.3-802.3u compliant 10/100 Ethernet Media Access Controller (MAC). An external PHY can be connected for a complete Ethernet solution. The core is On-Chip Peripheral Bus (OPB) v2.0 compliant. A flexible implementation makes this IP core suitable for all kind of Ethernet applications. The Ethernet IP core is available in Synthesizable mixed VHDL-Verilog RTL code/




For further information please contact sales@ipgeniuscores.com

Documentation


Overview:

The Ethernet IP core is a IEEE 802.3-802.3u compliant 10/100 Ethernet Media Access Controller (MAC). An external PHY can be connected for a complete Ethernet solution. The core is On-Chip Peripheral Bus (OPB) v2.0 compliant. A flexible implementation makes this IP core suitable for all kind of Ethernet applications. The Ethernet IP core is available in Synthesizable mixed VHDL-Verilog RTL code/


Features:
  • Performing MAC layer functions of IEEE 802.3
  • Automatic 32-bit CRC generation and checking
  • Delayed CRC generation
  • Preamble generation and removal
  • Automatic padding of transmitted short frames
  • Detection of excessive long or excessive short packets
  • Optional transmission of packets bigger than standard size
  • Full duplex operation
  • 10 and 100 Mbps bit rates
  • 32-bit System Data Bus interface
  • Automatic packet abortion on excessive deferral limit or too small inter packet gap
  • Flow control and automatic generation of control frames in full duplex mode (IEEE 802.3x)
  • Collision detection and auto retransmission on collisions in half duplex mode (CSMA/CD protocol)
  • Complete status for TX/RX packets
  • IEEE 802.3 Media Independent Interface (MII)
  • On-Chip peripheral bus (OPB) v2.0 compliant interface
  • Internal RAM for holding 128 TX/RX buffer descriptors
  • Interrupt generation on all events


  • IEEE 802.3-802.3u compliant 10/100 Ethernet MAC        IEEE 802.3-802.3u compliant 10/100 Ethernet MAC
     

    For further information please contact sales@ipgeniuscores.com

    History

    Revision history
     Version v1.00

    License

    License : VXL

    For further information please contact sales@ipgeniuscores.com

    © 2007-2010 Think-Silicon Ltd. All rights reserved.    Terms of Use   |   Privacy  |  Sitemap