Dual Port RAM based Asynchronous FIFO
Documentation
Asynchronous FIFO
This is a synthesizable asynchronous FIFO. Read and Write port can be clocked at different frequencies. Read and Write pointers are implemented using Gray encoders to avoid problems with glitches.
Asynchronous FIFO generator |
For further information please contact sales@ipgeniuscores.com
History
Revision historyVersion v1.00