SoC Bus Modules
BusBuilder for AMBA AHB
BusBuilder for AMBA APB
Register File for AMBA AHB
AMBA AHB DMA Controller
Graphics/Imaging
CMOS Camera I/F
Sensor Interface with Image Preprocessor
VGA LCD Controller
Bayer2RGB
Auto White Balance
Think2D Graphics Accelerator
JPEG 2000
Communications
Direct Digital Synthesizer (DDS)
Ethernet 10/100 (OPB)
Generic Framing Procedure (GFP)
Arithmetic/Finite Fields
Galois Field Multiplier
Floating Point Multiplier
Floating Point AddSub
Floating Point Converters
Cryptography
Security IP (AES,DES,3DES)
Error Detection/Correction
LDPC Coder/Decoder
CRC Generator
8b10b Encoder Decoder
Reed-Solomon (RS) Codec
Viterbi Decoder
Test/Debug
JTAG IEEE1149.1
UART AHB Debug
Memory
Asynchronous FIFO
FF memory (Twin port)
FF memory (Single Port)

Sign in | Register

AMBA AHB DMA Controller

Bookmark and Share

Generator


No. of Channels
AHB Slave Register File
LanguageVerilog

For further information please contact sales@ipgeniuscores.com

Documentation

DMA Engine Features

  • AMBA AHB 2.0 compliant
  • Configurable DMA transfers
    • AHB to AHB
    • AHB to FIFO
    • FIFO to AHB
  • Configurable number of channels
  • Configurable FIFO size
  • AMBA AHB Slave Interface for register programming
  • AMBA AHB Master Interface(s) for DMA transfers
  • FIFO access Interface(optional) for DMA transfers
  • One FIFO per channel
  • Different Clock Domains at FIFO side and AHB side
  • AMBA AHB Master supports burst transfers
  • Byte alignment supported
  • Direct Access to FIFO data
  • Programmable Interrupt lines
TSi DMAC datasheet       TSi DMAC datasheet

AMBA is a registered trademark of ARM Limited. AXI, AHB, AHB-Lite, APB, ATB and ASB are trademarks of ARM Limited.

For further information please contact sales@ipgeniuscores.com

History

Revision history

Version v1.00

License

License : TSi_DMAC

For further information please contact sales@ipgeniuscores.com

© 2007-2010 Think-Silicon Ltd. All rights reserved.    Terms of Use   |   Privacy  |  Sitemap