SoC Bus Modules
BusBuilder for AMBA AHB
BusBuilder for AMBA APB
Register File for AMBA AHB
AMBA AHB DMA Controller
Graphics/Imaging
CMOS Camera I/F
Sensor Interface with Image Preprocessor
VGA LCD Controller
Bayer2RGB
Auto White Balance
Think2D Graphics Accelerator
JPEG 2000
Communications
Direct Digital Synthesizer (DDS)
Ethernet 10/100 (OPB)
Generic Framing Procedure (GFP)
Arithmetic/Finite Fields
Galois Field Multiplier
Floating Point Multiplier
Floating Point AddSub
Floating Point Converters
Cryptography
Security IP (AES,DES,3DES)
Error Detection/Correction
LDPC Coder/Decoder
CRC Generator
8b10b Encoder Decoder
Reed-Solomon (RS) Codec
Viterbi Decoder
Test/Debug
JTAG IEEE1149.1
UART AHB Debug
Memory
Asynchronous FIFO
FF memory (Twin port)
FF memory (Single Port)

Sign in | Register

Direct Digital Synthesizer (DDS)

Bookmark and Share

Generator

The VXL Direct Digital Synthesizer (DDS) is an IP core for digitally creating arbitrary waveforms and frequencies from a single, fixed source frequency. This DDS system takes a constant reference clock input and scales it down to a specified output frequency sampled at the reference clock frequency. This method of frequency control makes the IP core ideal for systems that require precise frequency sweeps like Radars.



Output Resolution:
Frequency Control Word Resolution:

For further information please contact sales@ipgeniuscores.com

Documentation


Overview:

The VXL Direct Digital Synthesizer (DDS) is an IP core for digitally creating arbitrary waveforms and frequencies from a single, fixed source frequency. This DDS system takes a constant reference clock input and scales it down to a specified output frequency sampled at the reference clock frequency. This method of frequency control makes the IP core ideal for systems that require precise frequency sweeps like Radars.


Features:
  • Implemented using Piecewise Quadrature Sine Interpolation (PQSI) algorithm
  • Sixteen segments per quadrate
  • 1024 points per segment
  • Very low memory requirements of 704 bits
  • User selectable output resolution of 12 to 20 bits
  • Pipeline delay of 16/17 clocks for signed/unsigned output
  • FCW (Frequency Control Word) resolution of 16 to 32 bits
  • Low SFDR (Spurious Free Dynamic Range), better than 96 dBc for output frequency range of 0.15 fclk to 0.20 fclk

  • Key Benefits:
  • Low memory requirements
  • High speed capabilities
  • Technology independent IP core
  • Highly optimized design with minimum usage of target device resources
  • Parameterized HDL design
  • Easily modifiable to meet specific client requirements
  • RTL source code available for easy integration and implementation

  • Direct Digital Synthesizer (DDS)        Direct Digital Synthesizer (DDS)
     

    For further information please contact sales@ipgeniuscores.com

    History

    Revision history
     Version v1.00

    License

    License : VXL

    For further information please contact sales@ipgeniuscores.com

    © 2007-2010 Think-Silicon Ltd. All rights reserved.    Terms of Use   |   Privacy  |  Sitemap